Trending: Anna University 8th Sem Results April 2014 May/June 2014 Time Table/ Internal Marks Calculate CGPA Online SSLC Results 2014 12th Result 2014

Test Footer 1

Wednesday, July 18, 2012

EC 3204 DIGITAL ELECTRONICS SYLLABUS | ANNA UNIVERSITY BE MECHATRONICS ENGINEERING 3RD SEMESTER SYLLABUS REGULATION 2008 2011-2012

Latest: TNEA 2014 Engineering Application Status, Counselling Date, Rank List
EC 3204 DIGITAL ELECTRONICS SYLLABUS | ANNA UNIVERSITY BE MECHATRONICS ENGINEERING 3RD SEMESTER SYLLABUS REGULATION 2008 2011-2012 BELOW IS THE ANNA UNIVERSITY THIRD SEMESTER BE MECHATRONICS ENGINEERING DEPARTMENT SYLLABUS IT IS APPLICABLE FOR ALL STUDENTS ADMITTED IN THE YEAR 2011-2012 (ANNA UNIVERSITY CHENNAI,TRICHY,MADURAI,TIRUNELVELI,COIMBATORE), 2008 REGULATION OF ANNA UNIVERSITY CHENNAI AND STUDENTS ADMITTED IN ANNA UNIVERSITY CHENNAI DURING 2009


EC 3204 DIGITAL ELECTRONICS L T P C
3 1 0 4
OBJECTIVE
To design Microprocessor / Microcontroller / PLC based Mechatronics system it is essential to
have the fundamental knowledge of digital circuits and digital systems. Hence the subject Digital
Electronics is offered in which they study the design of Arithmetic circuits, shift registers and
counters etc.
UNIT I NUMBER SYSTEM AND BASIC LOGIC 9
Number systems – Binary, Octal, Hexadecimal, BCD, Excess 3, Complements Conversions and
Arithmetic. Boolean theorems, Boolean algebra – AND, OR, NOT, NAND & NOR operation,
Sum of Product and Product of Sum forms. Minimization – Kamaugh’s map, Tabular
Minimization Procedures.
UNIT II COMBINATIONAL CIRCUITS 9
Design of Logic gates. Design of Adder, Subtractor, Comparators, Code Converters, Encoders,
Decoders, Multiplexers and Demultiplexers. Function realization using Gates & Combinational
circuits.
UNIT III SYNCHRONOUS SEQUENTIAL CIRCUITS 9
Flip flops – SR, D, JK and T. Analysis of Synchronous Sequential circuits, Design of
Synchronous Sequential circuits, Counters, Shift registers, State diagram, State reduction and
State assignment.
UNIT IV ASYNCHRONOUS SEQUENTIAL CIRCUIT 9
Stable Unstable states, Output Specifications, Cycles and Races, Race free assignments,
Reduction of State and Flow tables, Hazards.
UNIT V MEMEORY, PROGRAMMABLE LOGIC DEVICES AND LOGIC FAMILIES 9
Memories and PLD’s: ROM, PROM, EPROM, PLA, PLD, CPLD and FPGA. Digital logic
families: TTL, ECL, CMOS.
TOTAL= 45 PERIODS
TEXT BOOK
1. Morris Mano M., “Digital Circuits and Logic Design”, Prentice Hall of India, II Edition, 1996.
REFERENCES
1. W.H.Gothmann, “Digital Electronics – Introduction Theory and Practice”, PHI, 1992.
2. S.Salivahanan and S. Arivazhagan, “Digital Circuits and Design”, 2nd Edition, Vikas
Publishing House Pvt. Ltd, New Dehi, 2004.
3. W.H. Gothmann, “Digital Electronics – Introduction Theory and Practice”, Prentice Hall of
India Pvt. Ltd ., New Delhi, 1992.
4. R.R. Jain, “Modern digital electronics”, Third edition, Tata McGraw – Hill, 3rd edition 2003.
5. Leach and Malvino, “Digital Principles of Electronics & Applications”, Tata McGraw – Hill, 5th
Edition, 2003.

No comments:

Post a Comment

Any doubt ??? Just throw it Here...